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Selective readout flags The important number of the TCC and SRP modules and their location in the underground service cavern �80 m below the surface level appeal for the remote firmware management.
A. Remote Control via JTAG
On a common agreement the ECAL readout electronics makes use of the Module Test and Maintenance (MTM) bus of the VME64x backplane [5] . According to the adopted scheme, on each VME board a ScanST A III Boundary Scan Bridge from National Semiconductor [6] interfaces up to three on board local JT AG chains to the backplane MTM bus signals.
The SRP example on Fig. 2 illustrates the principle. 
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CAE VME controller A passive lU VME module called JT AG/MTM adaptor holds the Xilinx JT AG programming device -the "Platform Cable USB II" [7] . The JTAG signals of the programmer are tied to the corresponding signals of the MTM bus. A USB/RJ45 extender [8] with about 30m Ethernet cable is used to connect the Xilinx programmer's USB port to a USB port of the Linux PC from the CMS on-line cluster, which controls the SRP crate. The PC runs the Xilinx iMPACT configuration software suite [9] installed on a zone shared among all the PCs on the cluster. As the Xilinx programmer tool does not support the optional JT AG reset signal, it is asserted and de-asserted by the on-line PC through the CAEN PCIIVME controller [10] . It is worth to mention that the adopted JT AG firmware management scheme allows to connect the Altera ByteBlaster programming device [13] to the MTM bus of the endcap VME crates and to use the Quartus II Software suite [14] for programming the Altera CPLD devices on the TCCs Synchronization and Link daughter Boards [15] . The application takes as a command line parameter a list of VME slot IDs so that the same actions are consequently performed on all of the endcap TCC boards from the list. This excludes the need of human intervention in the firmware upgrade process.
In average the firmware upgrade procedure takes about a minute per end cap TCC board and not more that 15 minutes per an endcap VME crate. Upgrades in the 6 endcap VME crates can be performed in parallel.
A rescue tool was developed as well to restore the damaged FAT systems of the Compact FLASH disks in-situ without the need of them being removed from the TCC boards (a delicate operation). The tool allows to a) perform a byte-by-byte copy of the Compact FLASH content from an endcap TCC into a fIle on a disk and b) to perform a byte-byte copy of a Compact FLASH image from a fIle to the Compact FLASH on a TCe.
Using the rescue tool one can create a master copy of a healthy Compact FLASH. Next the master image can be copied to the Compact FLASH with the damaged FAT system. More details can be found in [12] . Similar approach has been reported in [17] .
It is worth to mention that the software organization of the SystemACE remote management programs allowed us to adapt it to the standard socket API of the IP protocol. The application that makes use of the remote firmware control based on the socket API is described in [18] . The same standalone alphanumeric control applications can run on a Linux PC and on the embedded PowerPC processor.
IV. DEVELOPMENT BASED ON
In the fonner case the control is done via the VME bus and in the later case -via the embedded processor bus. This feature was extremely helpful during the early phases of the ECAL readout electronics interoperability tests: it was always possible to control and spy the operation of SRP boards via their RS232 console even when for various reasons some of the high level on-line software services were unavailable.
More details on the benefits of the SoC design paradigm can be found in [19] .
Finally, the SRP firmware is organized in a way that the SoC block is optional. During the synthesis phase one can decide to instantiate the block or not within the barrel, endcap and tester firmware. Production of the firmware is fully automated using the GNU make utility. spy buffer keeps entire data frame that the TCC has sent for the same event. Similarly, the frame with the derived selective readout identifiers is written to the matching entry of an output spy buffer while it is sent to the readout electronics board.
The spy buffers can operate in one of the four possible modes:
1. In the "one shot" mode the spy buffers are filled with only first N events. The spy buffer mechanism has to be rearmed for new acquisition to take place.
2. In the "circular" mode the spy buffers are continuously filled with data. Read and write pointers are used to determine number of used items from earliest to most recent entries.
3. In the "error" mode the spy buffers are filled with the data of only those events that were flagged as erroneous. There is a special mechanism that allows synchronization of all spy buffers among a desirable set of SRPs and TCCs. The spy buffers operate in the "one shot" mode. The control software sets in the desired set of boards the orbit identifier for which the spying becomes active. The logic enables spying when the running orbit identifier equals the programmed one.
This mechanism guarantees that all spy buffers in the boards contain the data of the same events.
The contents of the spy buffers can be read via the local bus.
The spy buffers are 32 events deep in the SRPs and 8 events deep in the endcap TCCs. In TCCs they are used for the TCS interface, for the SRP and the readout electronics interfaces, as well as for the loopback path of these interfaces ( Fig. 6 ; the loopback paths and their purposes are described later).
In SRP RX: i+: In the endcap TCC an input pattern generator is instantiated in the Virtex2Pro FPGA in order to emulate the TT data produced by the two Viretx4 FPGAs (Fig. 6 ). An output pattern generator is used at the SRP interface.
In SRPs each output channels towards the readout electronics are complemented with an output pattern generator.
The SRP tester firmware implements output pattern generators to emulate up to 12 TCC data streams and up to 8 neighbor SRP data streams.
Tester Modules. The tester modules may be associated with input and output interfaces of the board, which are under the control of the FPGA firmware (Fig. 5) raised.
An input tester module is useful for high rate interoperability tests or debugging of a sender board when sender board produces a known data patterns. An output tester module is useful to validate the logic of the board under some known input data patterns.
In the endcap TCC the tester modules are instantiated at the SRP and the readout electronics interfaces (Fig. 6 ). 
